INF333 - Operating Systems Lecture VIII

Burak Arslan ext-inf333@burakarslan.com ♂

Galatasarav Üniversitesi

Lecture VIII 2024-05-07

Course website

burakarslan.com/inf333 ♂

Based On

cs149.stanford.eduæ cs212.stanford.eduæ OSC-10 Slidesæ

The load Instruction

The load Instruction

Reads data from memory

The load Instruction

Reads data from memory

...or from a cache on the way to memory

What is a Cache?

A cache is;


- A hardware implementation detail that does not impact the output of a program, only its performance.
- On-chip storage that maintains a copy of a subset of the values in memory

What is a Cache?

Caches;

- Reduce length of stalls (ie memory access latency)
 - Processors run efficiently when data they access is cached
- ▶ Reduce memory access latency when processors access data that they have recently accessed!
- Operate at the granularity of cache lines.

Intel Core i7-14700K Dieshot



Modern processors replicate contents of memory in local caches

Problem: Processors can observe different values for the same memory location

Important memory system properties I

Coherence Concerns accesses to a single memory location

- ► There is a total order on all updates
- Must obey program order if access from only one CPU
- There is bounded latency before everyone sees a write

Ç

Important memory system properties II

Consistency Concerns ordering across memory locations

- ► Even with coherence, different CPUs can see the same write happen at different times
- Sequential consistency is what matches our intuition (As if operations from all CPUs interleaved on one CPU)
- Many architectures offer weaker consistency

Fact: Threads perform reads/writes on shared variables.

- **Expectation:** 1. Thread 1 stores to address X
 - 2. Later, thread 2 reads from X (and observes update of value by thread 1)

Reading a value from X should return **the last value** written to X by any processor

Reading a value from X should return **the last value** written to X *by any processor* ...only guaranteed with the use of **synchronization primitives**

- e.g., ensuring mutual exclusion via use of locks
- using atomics
- etc.

Problems with the intuition:

- ▶ Define "last"!
 - What if two processors write at the same time?
 - What if a write by P1 is followed by a read from P2 so close in time that it is impossible to communicate the occurrence of the write to P2 in time?

In a sequential program, "last" is determined by program order (not time)

► Holds true within one thread of a parallel program

But!!

▶ We need to come up with a meaningful way to describe order across threads in a parallel program

But!!

We need to come up with a meaningful way to describe order across threads in a parallel program



Implementation: Cache Coherence Invariants

For any memory address x, at any given time period (epoch):

- Single-Writer, Multiple-Read (SWMR) Invariant
 - RW epoch: there exists only a single processor that may write to x (and can also read it)
 - RO epoch: some number of processors that may only read x
- Data-Value Invariant (write serialization)
 - ➤ The value of the memory address at the start of an epoch is the same as the value of the memory location at the end of its last read-write epoch

Shared address space model: Two Adversaries

They can rearrange instruction execution within epoch boundaries:

- ► The processor
- ► The compiler

So both need to be informed about our intentions

Multicore cache coherence

Bus-based approaches

- "Snoopy" protocols, each CPU listens to memory bus
- Use write-through and invalidate when you see write bits
- Bus-based schemes limit scalability

Modern CPUs use networks

(eg, hypertransport, infinity fabric, QPI, UPI)

► CPUs pass each other messages about **cache lines**

MESI coherence protocol

- ► **M**odified
 - Exactly one cache has a valid copy
 - ► That copy is dirty (needs to be written back to memory)
 - ▶ Must invalidate all copies in other caches before entering this state
- Exclusive
 - Same as Modified except the cache copy is clean
- ► Shared
 - One or more caches and memory have a valid copy
- ► Invalid
 - Doesn't contain any data
- Owned (for enhanced "MOESI" protocol)
 - Cached copy may be dirty (like Modified state)
 - ▶ But have to broadcast modifications (sort of like Shared state)
 - ► Can have one owned + multiple shared copies of cache line

Core and Bus Actions

Actions performed by CPU core:

- Read
- Write
- Evict (modified/owned? must write back)

Transactions on bus (or interconnect):

- ▶ Read: without intent to modify, data can come from memory or another cache
- Read-exclusive: with intent to modify, must invalidate all other cache copies
- Writeback: contents put on bus and memory is updated

cc-NUMA I

Old machines used dance hall architectures

- Any CPU can "dance with" any memory equally
- An alternative: Non-Uniform Memory Access (NUMA)
 - Each CPU has fast access to some "close" memory
 - Slower to access memory that is farther away
 - Use a directory to keep track of who is caching what

cc-NUMA II

Originally for esoteric machines with many CPUs

- But AMD and then Intel integrated memory controller into CPU
- ► Faster to access memory controlled by the local socket (or even local die in a multi-chip module)

cc-NUMA = cache-coherent NUMA

Real World Coherence Costs

- ▶ See [David] or for a great reference. Xeon results:
 - ▶ 3 cycle L1, 11 cycle L2, 44 cycle LLC, 355 cycle local RAM
- ▶ If another core in same socket holds line in modified state:
 - ▶ load: 109 cycles (LLC + 65)
 - ▶ store: 115 cycles (LLC + 71)
 - ▶ atomic CAS¹: 120 cycles (LLC + 76)
- If a core in a different socket holds line in modified state:
 - ► NUMA load: 289 cycles
 - ► NUMA store: 320 cycles
 - ► NUMA atomic CAS: 324 cycles
- But only a partial picture
 - Could be faster because of out-of-order execution
 - ► Could be slower if interconnect contention or multiple hops


¹Compare And swap

NUMA and spinlocks

- Test-and-set spinlock has several advantages
 - Simple to implement and understand
 - One memory location for arbitrarily many CPUs
- But also has disadvantages
 - lacktriangle Lots of traffic over memory interconnect (especially w. >1 spinner)
 - Not necessarily fair (lacks bounded waiting)
 - Even less fair on a NUMA machine
- ▶ Idea 1: Avoid spinlocks altogether (today)
- ▶ Idea 2: Reduce interconnect traffic with better spinlocks (next lecture)
 - Design lock that spins only on local memory
 - Also gives better fairness

Amdahl's law
$$T(n) = T(1) \left(B + \frac{1}{n}(1 - B)\right)$$

- Expected speedup limited when only part of a task is sped up
 - ightharpoonup T(n): the time it takes n CPU cores to complete the task
 - B: the fraction of the job that must be serial
- \blacktriangleright Even with massive multiprocessors, $\lim = B \cdot T(1)$



- Places an ultimate limit on parallel speedup
- Problem: synchronization increases serial section size

Locking basics

```
mutex_t m;
lock(&m);
cnt = cnt + 1; /* critical section */
unlock(&m);
```

- Only one thread can hold a mutex at a time
 - Makes critical section atomic
- ▶ Recall the thread API contract from L05S34
 - ► All access to global data must be protected by a mutex
 - ▶ Global = two or more threads touch data and at least one writes
- Means must map each piece of global data to one mutex
 - Never touch the data unless you locked that mutex

Locking granularity

Consider two lookup implementations for global hash table: struct list *hash_tbl[1021];

```
fine-grained locking
  mutex_t bucket_lock[1021];
    :
  int index = hash(key);
  mutex_lock(&bucket_lock[index]);
  struct list_elem *pos = list_begin (hash_tbl[index]);
  /* ... walk list and find entry ... */
  mutex_unlock(&bucket_lock[index]);
```

Which implementation is better?

Locking granularity

Consider two lookup implementations for global hash table: struct list *hash_tbl[1021];

```
coarse-grained locking
  mutex_t m;
    :
  mutex_lock(&m);
  struct list_elem *pos = list_begin (hash_tbl[hash(key)]);
  /* ... walk list and find entry ... */
  mutex_unlock(&m);
```

Which implementation is better?

Locking granularity

Fine-grained locking admits more parallelism

- ► E.g., imagine network server looking up values in hash table
- Parallel requests will usually map to different hash buckets
- So fine-grained locking should allow better speedup

Locking granularity II

▶ When might coarse-grained locking be better?

Locking granularity II

- ▶ When might coarse-grained locking be better?
 - Suppose you have global data that applies to whole hash table

- Read num_buckets each time you insert
- ► Check num_elements on insert, possibly expand buckets & rehash
- ► Single global mutex would protect these fields
- Can you avoid serializing lookups to growable hash table?

Readers-writers problem

- Recall a mutex allows access in only one thread
- But a data race occurs only if:
 - Multiple threads access the same data, and
 - ▶ At least one of the accesses is a write
- How to allow multiple readers or one single writer?
 - ▶ Need lock that can be *shared* amongst concurrent readers
- Can implement using other primitives (next slides)
 - ▶ Keep integer i # of readers or -1 if held by writer
 - Protect i with mutex
 - ► Sleep on condition variable when can't get lock

Implementing shared locks

```
struct sharedlk {
 int i; /* # shared lockers, or -1 if exclusively locked */
 mutex t m; cond t c;
void AcquireExclusive (sharedlk *sl) {
 lock (\&sl->m);
 while (sl->i != 0) \{ wait (\&sl->m, \&sl->c); \}
 sl->i = -1:
 unlock (&sl->m):
void AcquireShared (sharedlk *sl) {
 lock (&sl->m):
 while (\&sl->i < 0) { wait (\&sl->m, \&sl->c); }
 sl->i++:
 unlock (&sl->m):
```

Implementing shared locks (continued)

```
void ReleaseShared (sharedlk *sl) {
 lock (&sl->m);
 if ((--(sl->i)) == 0) \{ signal (&sl->c); \}
 unlock (&sl->m):
void ReleaseExclusive (sharedlk *sl) {
 lock (&sl->m):
 sl->i = 0:
 broadcast (&sl->c):
 unlock (&sl->m):
```

Any issues with this implementation?

Implementing shared locks (continued)

```
void ReleaseShared (sharedlk *sl) {
 lock (&sl->m);
 if ((--(sl->i)) == 0) \{ signal (&sl->c); \}
 unlock (&sl->m):
void ReleaseExclusive (sharedlk *sl) {
 lock (&sl->m):
 sl->i = 0:
 broadcast (&sl->c):
 unlock (&sl->m);
```

Any issues with this implementation?

Prone to starvation of writer (no bounded waiting)

Review: Test-and-set spinlock

```
struct var {
  int lock:
  int val;
void atomic inc (var *v) {
  while (test and set (&v->lock));
  v->val++:
  v \rightarrow lock = 0:
void atomic dec (var *v) {
  while (test and set (&v->lock));
  v->val--:
  v \rightarrow lock = 0:
```

Is this code correct without sequential consistency?

Memory reordering danger


- Suppose no sequential consistency (& don't compensate)
- Hardware could violate program order

```
Program order on CPU #1
v->lock = 1;
register = v->val;
v->val = register + 1;
v->lock = 0;

v->lock = 0;

v->lock = 0;
/* danger */;
v->val = register + 1;
```

If atomic_inc called at /* danger */, bad val ensues!



Gcc extended asm syntax [gnu] &

- asm volatile (template-string : outputs : inputs : clobbers);
 - ▶ Puts template-string in assembly language compiler output
 - Expands %0, %1, ... (a bit like printf conversion specifiers)
 - ► Use "%" for a literal % (e.g., "%cr3" to specify %cr3 register)
 - inputs/outputs specify parameters as "constraint radius" (value)

```
int outvar, invar = 3;
asm("movl %1, %0" : "=r" (outvar) : "r" (invar));
/* now outvar == 3 */
```

- clobbers lists other state that get used/overwritten
 - ► Special value "memory" prevents reordering with loads & stores
 - Serves as compiler barrier, as important as hardware barrier
- ▶ volatile indicates side effects other than result
 - Otherwise, gcc might optimize away if you don't use result

Clobbering \square

Clobbering a file, processor register or a region of computer memory is the process of overwriting its contents completely, whether intentionally or unintentionally, or to indicate that such an action will likely occur.

3

Hello world – INF333-style

```
#include <sys/syscall.h>
int my errno;
const char greeting[] = "hello world\n";
int my write(int fd, const void *buf, size t len) {
 int ret:
 asm volatile ("int $0x80" : "=a" (ret)
                : "0" (SYS write).
                  "b" (fd), "c" (buf), "d" (len)
                : "memorv"):
 if (ret < 0) { my errno = -ret; return -1; }</pre>
 return ret;
int main() { my write (1, greeting, my strlen(greeting)); }
```

Ordering requirements

```
void atomic_inc (var *v) {
    while (test_and_set (&v->lock));
    v->val++;
    /* danger */
    v->lock = 0;
}
```

- Must ensure all CPUs see the following:
 - 1. v->lock = 1 ran before v->val was read and written
 - 2. v->lock = 0 ran after v->val was written
- \blacktriangleright How does #1 get assured on x86?
 - Recall test_and_set uses xchgl %eax,(%edx)
- ► How to ensure #2 on x86?

Ordering requirements

```
void atomic_inc (var *v) {
    while (test_and_set (&v->lock));
    v->val++;
    /* danger */
    v->lock = 0;
}
```

- Must ensure all CPUs see the following:
 - 1. v->lock = 1 ran before v->val was read and written
 - 2. v->lock = 0 ran after v->val was written
- \blacktriangleright How does #1 get assured on x86?
 - Recall test_and_set uses xchgl %eax,(%edx)
 - xchgl instruction always "locked", ensuring barrier
- ► How to ensure #2 on x86?

Ordering requirements

```
void atomic_inc (var *v) {
    while (test_and_set (&v->lock));
    v->val++;
    asm volatile ("sfence" ::: "memory");
    v->lock = 0;
}
```

- ► Must ensure all CPUs see the following:
 - 1. v->lock = 1 ran before v->val was read and written
 - 2. v->lock = 0 ran after v->val was written
- \blacktriangleright How does #1 get assured on x86?
 - Recall test_and_set uses xchgl %eax,(%edx)
 - xchgl instruction always "locked", ensuring barrier
- ► How to ensure #2 on x86?
 - ▶ Might need fence instruction after, e.g., non-temporal stores
 - Definitely need compiler barrier

Memory barriers/fences

- Fortunately, consistency need not overly complicate code
 - ▶ If you do locking right, only need a few fences within locking code
 - ► Code will be easily portable to new CPUs
- Most programmers should stick to mutexes
- But advanced techniques may require lower-level code
 - ► Later this lecture will see some wait-free algorithms
 - ► Also important for optimizing special-case locks (E.g., linux kernel rw_semaphore, ...)
- Algorithms often explained assuming sequential consistency
 - Must know how to use memory fences to implement correctly
 - ► E.g., see [Howells] & for how Linux deals with memory consistency
 - ► And another plug for Why Memory Barriers ♂
- ▶ Next: How C11 allows portable low-level code

Atomics and portability

- ► Lots of variation in atomic instructions, consistency models, compiler behavior
 - ► Changing the compiler or optimization level can invalidate code
- ▶ Different CPUs today: Your (non-Apple) laptop is x86, while your cell phone uses ARM
 - x86: Total Store Order Consistency Model, CISC
 - arm: Relaxed Consistency Model, RISC
- Could make it impossible to write portable kernels and applications
- ► Fortunately, the C11 standard a has builtin support for atomics a
 - ▶ If not on by default, use gcc -std=gnu11 or -std=gnu17
- ightharpoonup Also available in C++11 σ , but won't discuss today

Background: C memory model [C11]

- Within a thread, many evaluations are sequenced
 - ► E.g., in "f1(); f2();", evaluation of f1 is sequenced before f2
- Across threads, some operations synchronize with others
 - ightharpoonup E.g., releasing mutex m synchronizes with a subsequent acquire m
- ightharpoonup Evaluation A happens before B, which we'll write $A \to B$, when:
 - ► A is sequenced before B (in the same thread),
 - A synchronizes with B,
 - ▶ A is dependency-ordered before B (ignore for now—means A has release semantics and B consume semantics for same value),
 - ▶ There is another operation X such that $A \rightarrow X \rightarrow B$.

C11 Atomics: Big picture

- C11 says a data race produces undefined behavior (UB)
 - ► A write *conflicts* with a read or write of same memory location
 - ► Two conflicting operations *race* if not ordered by happens before
 - ▶ Undefined can be anything (e.g., delete all your files, ...)
 - ▶ Think UB okay in practice? See [Wang] æ, [Lattner] æ
- Spinlocks (and hence mutexes that internally use spinlocks) synchronize across threads
 - Synchronization adds happens before arrows, avoiding data races
- Yet hardware supports other means of synchronization
- C11 atomics provide direct access to synchronized lower-level operations
 - ► E.g., can get compiler to issue lock prefix in some cases

C11 Atomics: Basics

- Include new <stdatomic.h> header
- ► New _Atomic type qualifier: e.g., _Atomic int foo;
 - ► Convenient aliases: atomic bool, atomic int, atomic ulong, ...
 - ► Must initialize specially:

```
#include <stdatomic.h>
_Atomic int global_int = ATOMIC_VAR_INIT(140);
    :
Atomic_(int) *dyn = malloc(sizeof(*dyn));
atomic_init(dyn, 140);
```

- ► Compiler emits read-modify-write instructions for atomics
 - ► E.g., +=, -=, |=, &=, ^=, ++, -- do what you would hope
 - Act atomically and synchronize with one another
- Also functions including atomic_fetch_add, atomic_compare_exchange_strong, ...

Locking and atomic flags

- Implementations might use spinlocks internally for most atomics
 - Could interact badly with interrupt/signal handlers
 - ► Can check if ATOMIC_INT_LOCK_FREE, etc., macros defined
 - Fortunately modern CPUs don't require this
- atomic_flag is a special type guaranteed lock-free
 - Boolean value without support for loads and stores
 - Initialize with: atomic_flag mylock = ATOMIC_FLAG_INIT;
 - Only two kinds of operation possible:
 - _ Bool atomic_flag_test_and_set(volatile atomic_flag *obj);
 - void atomic_flag_clear(volatile atomic_flag *obj);
 - ► Above functions guarantee sequential consistency (atomic operation serves as memory fence, too)

Exposing weaker consistency


```
enum memory order { /*...*/ };
Bool atomic flag test and set explicit(
          volatile atomic flag *obj, memory order order);
void atomic flag clear explicit(
          volatile atomic flag *obj, memory order order);
 atomic load explicit(
          const volatile A *obj, memory order order);
void atomic store explicit(
          volatile A *obj, C desired, memory order order);
bool atomic compare exchange weak explicit(
          A *obj, C *expected, C desired,
          memory order succ, memory order fail);
```

- Atomic functions have _explicit variants
 - ► These guarantee coherence but *not* sequential consistency
 - May allow compiler to generate faster code

Memory ordering

- ► Six possible memory_order ravalues:
 - 1. memory_order_relaxed: no memory ordering
 - 2. memory_order_consume: super tricky, see [Preshing] ♂ for discussion
 - 3. memory_order_acquire: for start of critical section
 - 4. memory_order_release: for end of critical section
 - 5. memory_order_acq_rel: combines previous two
 - **6.** memory_order_seq_cst: full sequential consistency
- ➤ Also have fence operation or not tied to particular atomic: void atomic_thread_fence(memory_order order);
- ► Suppose thread 1 **releases** and thread 2 **acquires**
 - ▶ Thread 1's preceding accesses can't move past **release** store
 - ► Thread 2's subsequent accesses can't move before **acquire** load
 - Warning: other threads might see a completely different order

Types of memory fences²



➤ X-Y fence = operations of type X sequenced before the fence happen before operations of type Y sequenced after the fence

²Credit to [Preshing] [™] for explaining it this way

Example: Atomic counters

- Need to count packets accurately
- Don't need to order other memory accesses across threads
- Relaxed memory order can avoid unnecessary overhead

Example: Producer, consumer 1

```
struct message msg buf;
Atomic(Bool) msg ready;
void send(struct message *m) {
   msg buf = *m;
   atomic thread fence(memory order release);
   /* Prior loads+stores happen before subsequent stores */
   atomic store explicit(&msg ready, 1, memory_order_relaxed);
struct message *recv(void) {
   Bool ready = atomic load explicit(&msg ready,
                                        memory order relaxed);
   if (!ready) return NULL;
   atomic thread fence (memory order acquire);
   /* Prior loads happen before subsequent loads+stores */
   return &msg buf;
```

Example: Producer, consumer 2

```
struct message msg buf;
Atomic(Bool) msg ready;
void send(struct message *m) {
 msg buf = *m;
 atomic store explicit(&msg ready, 1, memory_order_release);
struct message *recv(void) {
 Bool ready = atomic load explicit(&msg ready, memory order acquire
 if (!ready) return NULL;
 return &msg buf;
```

- ► This is potentially faster than previous example
 - ► E.g., atomic other stores after send can be moved before msg_buf

Example: Test-and-set spinlock

Example: Better test-and-set spinlock

```
void spin lock(atomic bool *lock) {
 while (atomic exchange explicit(lock, 1,
                                 memory order acquire)) {
   while (atomic load explicit (lock, memory order relaxed)
     builtin ia32 pause(); /* x86-specific */
void spin unlock(atomic bool *lock) {
 atomic store explicit(lock, 0, memory_order_release);
```

► See [Rigtorp] dr for a good discussion

Avoiding Locks

Recall producer/consumer (L04S{43,44})

```
/* PRODUCER */
                                    /* CONSUMER */
for (;;) {
                                    for (;;) {
  item *nextProduced
                                      mutex lock (&mutex);
             = produce item();
                                      while (count == 0)
                                        cond wait (&nonempty, &mutex);
 mutex lock (&mutex);
 while (count == BUF SIZE)
                                      nextConsumed = buffer[out];
   cond wait(&nonfull, &mutex);
                                      out = (out + 1) % BUF SIZE:
                                      count--:
 buffer[in] = nextProduced:
                                      cond signal (&nonfull);
 in = (in + 1) % BUF SIZE:
                                      mutex unlock (&mutex);
 count++:
 cond signal (&nonempty);
                                      consume item (nextConsumed);
 mutex unlock (&mutex);
```

Eliminating locks

- One use of locks is to coordinate multiple updates of single piece of state
- ► How to remove locks here?
 - Factor state so that each variable only has a single writer
- Producer/consumer example revisited
 - Assume one producer, one consumer
 - Why do we need count variable, written by both? To detect buffer full/empty
 - ► Have producer write in, consumer write out (both _Atomic)
 - Use in/out to detect buffer state
 (sacrifice one buffer slot to distinguish completely full and empty)
 - But note next example busy-waits, which is less good

Lock-free producer/consumer

```
atomic int in, out;
void producer (void *ignored) {
   for (;;) { item *nextProduced = produce item();
       while (((in + 1) % BUF SIZE) == out) thread yield();
       buffer[in] = nextProduced;
       in = (in + 1) \% BUF SIZE;
void consumer (void *ignored) {
   for (;;) { while (in == out) thread yield();
       nextConsumed = buffer[out];
       out = (out + 1) % BUF SIZE;
       consume item (nextConsumed);
   } }
```

[Note fences not needed because no relaxed atomics]

Version with relaxed atomics

```
void producer (void *ignored) {
 for (;;) { item *nextProduced = produce item ();
   int slot = atomic load explicit(&in, memory order relaxed);
   int next = (slot + 1) % BUF SIZE;
   while (atomic load explicit(&out, memory order acquire) == next)
     thread yield(); // Could you use relaxed? ^
   buffer[slot] = nextProduced:
   atomic store explicit(&in, next, memory order release);
void consumer (void *ignored) {
 // Use memory order acquire to load in (for latest buffer[myin])
 // Use memory order release to store out
```


Non-blocking synchronization

- ▶ Design algorithm to avoid critical sections
 - ► Any threads can make progress if other threads are preempted
 - ▶ Which wouldn't be the case if preempted thread held a lock
- ► Requires that hardware provide the right kind of atomics
 - Simple test-and-set is insufficient
 - ► Atomic compare and swap is good: CAS (mem, old, new)
 If *mem == old, then swap *mem←new and return true, else
 false
- Can implement many common data structures
 - Stacks, queues, even hash tables
- Can implement any algorithm on right hardware
 - Need operation such as atomic compare and swap (has property called *consensus number* = ∞ [Herlihy] \mathbf{z})

Example: non-blocking stack


```
struct item {
   /* data */
   Atomic(struct item *) next;
};
typedef Atomic(struct item *) stack t:
void atomic push (stack t *stack, item *i) {
   do { i->next = *stack; } while (!CAS (stack, i->next, i));
item *atomic pop (stack t *stack) {
   item *i:
   do { i = *stack; } while (!CAS (stack, i, i->next));
   return i:
```

Wait-free stack issues



- "ABA" race in pop if other thread pops, re-pushes i

"Benign" races





Maybe you care more about speed than correctness <a> <a>

```
++hits; /* each time someone accesses web site */
```

Maybe you think you can get away with the race (NOT! ♂, reallv ♂)

```
if (!initialized) {
   lock (m);
   if (!initialized) {
       initialize ():
       atomic thread fence (memory order release); /* why? */
       initialized = 1;
   unlock (m);
```

"Benign" races

But don't do this [Vyukov] &, [Boehm] &! Not benign at all

- Again, UB is really bad! Like use-after-free or array overflow bad
- If needed for efficiency, use relaxed-memory-order atomics

Read-copy update [McKenney] &

- ► Some data is read way more often than written
 - ► Routing tables consulted for each forwarded packet
 - ▶ Data maps in system with 100+ disks (updated on disk failure)
- Optimize for the common case of reading without lock
 - E.g., global variable: routing_table *rt;
 - Call lookup (rt, route); with no lock
- Update by making copy, swapping pointer

```
routing_table *newrt = copy_routing_table (rt);
update_routing_table (newrt);
atomic_thread_fence (memory_order_release);
rt = newrt;
```

Is RCU really safe? Stay tuned for the next lecture...

Next class

- The exciting conclusion of RCU
 - ► Spoiler: safe on all architectures except on alpha
- Building a better spinlock
- What interface should kernel provide for sleeping locks?
- Deadlock
- Scalable interface design